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[571 ABSTRACI 
Random access memory is used to store synaptic infor- 
mation in the form of a matrix of rows and columns of 
binary digits. N rows read in sequence are processed 
through switches and resistors, and a summing amplifier 
to N neural amplifiers in sequence, one row for each 
amplifier, using a first array of sample-and-hold devices 
S/H1 for commutation. The outputs of the neural am- 
plifiers are stored in a second array of sample-and-hold 
devices S/H2  so that after N rows are processed, all of 
said second array of sample-and-hold devices are up- 
dated. A second memory may be added for binary val- 
ues of 0 and - 1, and processed simultaneously with the 
first to provide for values of 1,0, and - 1, the results of 
which are combined in a difference amplifier. 
10 Claims, 3 Drawing Sheets 
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access memory (RAM) for storing a matrix of binary 
HYBRID ANALOGDIGITAL ASSOCIATIVE synaptic information, a linear array of N analog amplifi- 
NEURAL NETWORK ers for performing the neuron function, an array of N 
electronic switches, one switch for each column of the 
ORIGIN OF INVENTION 5 synaptic information matrix for connecting the neuron 
The invention described herein was made in the per- amplifier feedback signal to a single row conductor, 
fomance of work under a NASA contract, and is sub- which connects to all of the neuron amplifiers through 
ject to the provisions of Public Law 96-517 (35 USC a summing amplifier, and two arrays of N sample-and- 
202) in which the Contractor has elected not to retain hold means, a first array for integrating, sampling and 
title. lo holding the output signal of the summing amplifier for 
each row as an input to each of the neuron amplifiers, 
and a second array of nonintegrating sample-and-hold BACKGROUND OF THE INVENTION 
This invention relates to an analog-digital hybrid devices for holding the respective neuron amplifier 
neural network realization of associative memories and output signals for a complete matrix cycle to the synap- 
collective computation systems based on the Hopfield Is tic switches. A microcomputer addresses the ROM to 
model disclosed in U.S. Pat. No. 4,660,166. present to the synaptic switches one row of synaptic 
The Hopfield model hewn in FIG- 1 in its Simplest data at a time from the matrix. Thus, the feedback from 
form defines the behavior of a state vector V as a result successive rows of synaptic information produced is 
of the synaptic interactions between its Components distributed to the first array of integrating sample-and- 
where the (Or rows) are driven by neuron puts to the neuron amplifiers until all rows of synaptic 
through synapses at intersections between the outputs of the neuron amplifiers are stored in the second 
rows and columns. Connections are selectively made 
using a matrix Of row and 2o hold devices sequentially where they are stor& as in- 
information in the RAM have been stored. Then the amplifiers AI-& with feedback from rows (Or 1201- 
through resistors R by switches SW to Store synaptic 25 array Of sample-and-hold devices' The first array Of 
infomation in the The value of resistor R sample-and-hold devices thus smooths the feedback for 
is preferably selected for the problem at hand, but may each 
be made the -e for every synaptic node thus created. rows. and the second array holds the feedback signals 
Each amplifier drives the synaptic nodes to from all rows of synaptic information. The microcom- 
which the amplifier output is connected by column 30 puter may read Out the Signals from the second, noninte- 
conductors, and receives feedback from every synaptic grating m a y  of ~mPle-and-hold devices as the output 
node to which a row conductor is connected. of the neural network once dl of the rows of synaptic 
amplifier thus acts as a neuron capable of feeding back information stored in the RAM have been processed 
to all other neurons through synaptic nodes connected through a sufficient number of matrix cycles for the 
to the neuron output by a resistor R. The final output of 35 output to stabilize. A second RAM, a second row of 
the neuron amplifiers is a set of voltage signals that synaptic switches, and a second summing amplifier may 
represents a stored word which best matches an input be provided, and the difference between the two ampli- 
word consisting of a set of signals IPROMPT I through fiers is generated by a differential amplifier. That differ- 
IPROMPT N. ence is then used as the feedback to the neuron amplifi- 
A neural network having a 32 X 32 matrix of synapses 40 ers. In that way each bit of synaptic information need 
has h e n  implemented for research PuVSes with not be limited to two levels, 1 or 0, but may be trilevel, 
tronic switches and resistors of equal value for all sYn- 1, 0 or -1. This synaptic network may easily be ex- 
aptic nodes, and using analog amplifiers with an inhibit panded from, e,g., 32x32 to lmx 1000 by merely 
to expand the network to a much larger matrix, such as 45 hardware linesly from 32 to 1ooO synaptic switches, 
many switches and resistors. 
from the summing amplifier Of 
input fOf control Of its threshold. It would be desirable substituting larger RAMS and extending the synaptic 
'OOo x 100o, but such a large network require too 
In the continuing research effort into associative 
systems based On 
neuron amplifiers, and smple-and-hold devices for 
each column of synaptic information. 
The novel features that are considered characteristic 
of this invention are set forth with particularity in the and 
the Hopfield 
network utilizing hardware that can offer higher oper- 
ating speeds than is presently obtainable through com- 
puter simulation, and that can be easily scaled upwards, 
e.g., scaled up from 32 to lo00 or more neurons. Soft- 
ware simulations, while proving a concept and verify- 55 
ing the basic operating principles of the Hopfield 
model, suffer from intrinsic speed limitations as 
works embodied in hardware. Thus, in order to re- 
search the properties and requirements of neural net- 60 
work associative memories and computers, proma-- 
ble, flexible, and easily expandable neural networks 
wing state-of-the-art techniques and components are 
required. 
SUMMARY OF THE INVENTION 
In accordance with the present invention, an analog- 
digital hybrid network utilizes a block of N X N random 
the need has arisen for a research 50 appended claims. The invention will best be understood 
from the following description when read in connection 
with the accompanying drawings* 
BRIEF RESCRIPTION OF THE DRAWINGS 
FIG. 1 is a schematic diagram of a synaptic network 
with a matrix of switches and resistors for selecting the 
Prior art- 
FIG. 2 is a schematic diagram of a neural network 
computer embodying the architecture of the present 
invention from binary synaptic data bits of 1 and 0, FIG. 
2a is a timing diagram for the operation of the network 
of FIG. 2, and FIG. 26 is a schematic circuit diagram 
65 for integrating sample-and-hold (S/H) devices used in a 
first array of S/H devices. 
FIG. 3 is a schematic diagram of a neural network 
computer embodying the architecture of the present 
pared to the expected speed (cycle time) of neural net- synaptic nodes, and five neuron amplifiers, in with the 
4,807,168 
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invention for trilevel synaptic information bits of 1, 0 
and -1. 
DESCRIPTION OF PREFERRED 
EMBODIMENTS 
Referring first to the prior art FIG. 1, it may be ap- 
preciated that as the size of the network is expanded to 
NXN, where N may be IO00 or larger, the number of 
switches required to store the synaptic data expands as 
the square of N, while the number of neurons increases 
linearly as a function of N. Once the input vector is 
applied in the form of N synaptic data signals, IPROM~T, 
the network will seek a solution in the form of an output 
vector appearing on vertical conductors where the 
signal on each vertical conductor is a stable maximum 
or minimum. The neuron amplifiers may have an inhibit 
input to control the threshold of the amplifier so that its 
output will remain a steady minimum, until the input to 
the amplifier exceeds a threshold level. This will aid the 
network in reaching a stable state more quickly. While 
such an analog neural network will reach a solution in a 
minimum of time, it does not lend itself well to expan- 
sion for research purposes. 
The ability to expand a neural network is achieved by 
an analog-digital hybrid architecture shown in FIG. 2 
using a random access memory to store a matrix (NX N) 
of synaptic data bits having values of I and 0. To illus- 
trate the ease with which the network may be ex- 
panded, it is illustrated as having already been expanded 
from MXM to NXN, where N=2M, by adding to a 
first RAM 1 a second RAM 2 where each RAM is 
NXM. A row address counter 3 responds to clock 
signals $1 to advance the address of the memories row 
by row through N rows of synaptic information. The 
outputs of the two RAMs labeled D1 through DN for 
each row control a set of N pass transistor switches 
SWI-SWN to pass current through respective resistors 
Ri-RNwhen the controlling synaptic bit read is equal to 
one and to block current when the synaptic bit is equal 
to zero at each position D1 through DN. 
The synaptic resistors are connected to a summing 
amplifier 4 where they are added. The sum is then sam- 
pled and held for each row of the RAM by an array 5 of 
integrating sample-and-hold devices S/Hl, selected one 
at a time for each row of synaptic information process- 
ing switches. To accomplish that, a serial shift register 
advances a bit 1 in a pair of cascaded M-bit shift regis- 
ters 6 and 7 in response to a clock signal 41, where 
$ I=N$~#  as shown in the timing of FIG. 2u. In that 
way the synaptic matrix sum for every row of the ma- 
trix is stored, one sum at a time, in successive ones of a 
linear array of sample-and-hold devices S/Hl. 
The address counter 3 is advanced by one to address 
the next row of synaptic information stored in the mem- 
ory each time a sum from the amplifier is stored in a 
sample-and-hold device. At the same time, the clock 
signal $1 shifts the bit 1 in the shift register to the next 
position, until the bit 1 has been shifted to the Nth posi- 
tion, and the Nth row of synaptic information has been 
read from memory to complete a matrix cycle. At that 
time, each sample-and-hold device in a position j in the 
array 5 holds a signal that is a function of the jth row of 
information. After a clock signal $1 has been generated 
N times, a nonoverlapping 42 pulse is generated, as 
shown in FIG. 2u, which completes a matrix cycle. 
Another cycle may then follow. 
The signals from the first array 5 of sample-and-hold 
devices are passed by an array of neuron amplifiers Ai 
4 
through A,v, each having an INHIBIT input signal 
applied which sets their threshold value. The signals 
which are passed by the neuron amplifiers are then 
sampled and held by a second array 8 of nonintegrating 
5 sample-and-hold devices S / H 2  at the time of initiating 
the next matrix cycle of synaptic information process- 
ing. The process is repeated for the next and each subse- 
quent row, each time storing the results in the array of 
integrating sample-and-hold devices S/Hl, and then 
10 transferring those results to the second array of noninte- 
grating sample-and-hold devices SA32 at the start of the 
procedure for the next matrix cycle. FIG. 2b illustrates 
schematically the implementation of an integrating sam- 
ple-and-hold circuit with a switch SW, RC circuit, and 
15 noninverting voltage follower VF. The entire process 
for all rows in the stored matrix of synaptic data is 
repeated, each time updating the signals stored in the 
nonintegrating sample-and-hold devices S/H2, until the 
output of the summing amplifier 4 becomes stable from 
To enter a problem solving operation, an initial set of 
signals I P R ~ M ~ T  1 through IpRoMpTAvis entered through 
the neuron amplifiers A1 through AN, and stored in the 
array of nonintegrating sample-and-hold devices S/H2. 
25 This is accomplished by generating a signal $2 which 
enables all the sample and hold devices S/H2. Once the 
“prompt” is entered, it is removed from the neuron 
amplifiers. In terms of an associative memory, the 
“prompt” may be “clues” of information stored in the 
30 memory. The output of the integrating sample-and-hold 








devices- S M 2 ,  after system stability is readhed, will be 
the best match to the “prompt” from all the data stored. 
In summary, system operation is controlled by two 
clock signals, $1 and 42, with (Pr=N$2, where N de- 
notes the number of neurons N=2M. On each 91 timing 
signal, a neuron amplifier is selected by the shift regis- 
ters 6, 7 and its input is updated and sampled by inte- 
grating sample-and-hold devices S/Hl. During the up- 
date process, the neuron input signal is determined as a 
function of a row of synaptic information which con- 
trols the transistor switches DI-DN and the present 
neuron output state at the outputs of the nonintegrating 
sample-and-hold devices S M .  This process is repeated 
for each row of synaptic information in the memory 
following each #I 1 timing signal updating the sample- 
and-hold device S M l  in turn as directed by the serial 
shift registers until all rows of the synaptic information 
have been processed. On each $2 clock pulse, the neu- 
ron amplifier outputs (determined by their updated 
inputs and the inhibit signal) are sampled by the array of 
nonintegrating sample-and-hold devices Sm2, com- 
pleting one matrix cycle. Thus the system cycle time is 
determined by the update $1 timing signal rate, and the 
number of neurons. 
An advantage of this architecture is that the physical 
interconnections of the synaptic matrix of FIG. 1 are 
not required, thus vastly reducing system complexity, 
which permits very large neural networks to be simu- 
lated. Although its use is contemplated for research, 
future developments in the use of the present invention 
can conceivably follow with minor modifications of the 
hybrid architecture disclosed. One such modification, 
already designed, fabricated and tested, is an expansion 
of the concept to accommodate three quantized levels 
of + 1, 0 and - 1, as shown in FIG. 3. 
Referring to FIG. 3, a 32 X 32 memory 10 is used in 
the same way as the RAMs 1 and 2 of FIG. 2. That 
memory could be made up of two 32 X 16 memories, or 
4,807,168 
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could be expanded to a 64x64 memory with two 
6 4 x 3 2  RAMS. However, in practice, a sufficiently 
large single RAM is selected, such as 256x256 or 
1 0 2 4 ~  1024. This memory 10 stores the synaptic bits of 
value 0 and 1. A second memory 11 stores synaptic bits 5 
of value 0 and 1. 
For each bit position of the memory 10 there is stored 
a bit value o f 0  or 1, and for each bit 1 stored in memory where Ti is the time constant of the neuron (amplifier i) 
10, there must be stored at the same address of memory as determined by the RC product of the neuron's input 
11, a bit 0. Similarly, for each bit position of the memory 10 sample/hold device, v, is the analog output of the jth 
11, there is stored a bit value of 0 or 1, and for each bit neuron (amplifier j) and At is the input sampling time. In 
1 stored in memory 11, there must be stored at the same the discrete model, UXk) is given by 
address of memory 10 a bit 0. Summing amplifiers 12 
and 13 respond in the same manner as the amplifier 4 in 
FIG. 2, but their outputs are connected to separate 15 
voltage of the ith neuron on the kth iterative cycle, 
uxk), is given by 
1 u,{k) = u,(k - I )  + dr/T,) t ryvp - 1) - u l ( ~  - 1)  L J  
uXk) = 7 TyVhk - I) 
I 
Of a difference amp1ifier 14* The summing The neuron output, Vi(k), in all cases, is obtained from amplifiers are inverting operational amplifiers, so the 
VXk)= fdW- uiol amplifier 12 which sums the synaptic results of a bit 1 
from the memory 10 is connected to the inverting (-) 
input terminals of the difference amplifier 149 and the 20 where ul0 and f, are, respectively, the threshold and the 
amplifier l3 which sums the synaptic Of a bit transfer function of the comparator for the ith neuron. 
from the memory 11 is connected to the noninverting 
architecture of the trivalue embodiment is otherwise the 
same as illustrated in FIG. 2. The components which 25 times. Moreover, in order to 
characters. But note that the inhibit function, Le., the 
AI-AN) is now effectively obviated by allowing for 
negative values of synaptic information bits, and using 30 
the summing amplifier 13 to subtract the results of nega- 
system cycle time is basically given by = I ,  
architecture is primarily governed by the sampling 
a neural network 
should be small compared to the time constant of the 
neurons. In the prototype system of FIG. 3, a conserva- 
tive input sampling time of about 8 microseconds and a 
neuron time constant Of One have been 
input Of the difference amplifier 14. The Thus, for a given N, the operation speed of the hybrid 
remain the Same are identified by the Same reference accurately in the continuous model, the sampling tirne 
Of the value for the neurons 
tive synaptic values from the results of positive synaptic 
values, thereby transferring the inhibit function to a 
chosen. However, the architecture can be further 'pti- 
mized with custom vLsl chips to reduce the input 
sampling time to a microsecond so that for N= 1O00, a 
utilizes two 35 system cycle time on the order of a millisecond can be 
achieved. 
point ahead of the sample-and-hold devices S/Hl.  
memory blocks, one for implementing the excitation 
aptic functions (response to synaptic data bits of value RUN which a generator l5 to - 1). This allows a hybrid implementation of the H ~ ~ -  40 transmit $1 timing signals to the shift register 6 Via an 
field model disclosed in the U.S. Pat. No. 4,660,166 with OR gate 16 and the address counter 39 and to transmit 
each synaptic data bit of strength (Tv) having a value of $2 timing signals to the SamPle-and-hold devices S/HZ* 
+ 1 , O  or - 1. These synaptic strength values are readily and optionally to the microprocessor, which may be 
programmed in the memories 10 and 11 to provide any programmed to initiate another RUN signal that starts 
synaptic matrix desired. Additional memory block, 45 another clock generator cycle or, in the case of a free 
switches connecting resistors and summing amplifiers running clock generator, terminating the RUN slgnal to 
could be provided to increw the number of grey levels stop the clock generator until it is determined that the 
xn summary, the architecture of FIG. 
synapse function (response to synaptic d a b  bits of value 
+ 1) and the other for implementing the inhibition syn- 
In the implementation Of this embodiment* a pro- 
gramming microprocessor P p  controls operation by a 
in the synaptic strength of each matrix (memory) loca- 
tion. 
In operation, a neuron amplifier AI is selected by the 
output of the serial shift register 6, and the input of the 
neuron amplifier is sampled and held by its integrating 
sample-and-hold device S/Hl. The input signal level 
during its update cycle is determined by the analog 
output states of the neuron amplifiers AL-A32 stored in 
nonintegrating sample-and-hold devices S/H2 during 
the previous $2 clock signal, and the row of synaptic 
information appearing at the memory outputs which 
control the switches SWpSW32 for the resistor connec- 
tions. On each $2 cycle, the neuron outputs, as deter- 
mined by their updated input signal and threshold, are 
sampled and held by their output sample-and-hold de- 
vices S / H 2 ,  thus completing one iterative or system 
cycle. This process is repeated until all neuron amplifier 
outputs have been stabilized. 
The hybrid architecture is ideally suited for simulat- 
ing both continuous and discrete neural networks of the 
Hopfield model. In the continuous network, the input 
system should continue to run. In either case, the micro- 
processor may control a sample-and-hold A/D con- 
50 verter 17 having a multiplexer input and a serial shift 
register output, to convert the output of the sample-and- 
hold devices S/H2 in sequence from analog to digital 
form in order that the output be read into the micro- 
processor pP. 
The microprocessor may then determine whether 
stability has been reached To allow for A/D conver- 
sion, reading the output, and time to compare the output 
read with an output previously read, the microproces- 
sor may be programmed to hold off issuing another 
60 RUN signal, or in the case of a free running clock gen- 
erator, interrupting the RUN signal while the compari- 
son is made. Once it is determined that the system out- 
put has stabilized, the last output read is the information 
desired. It would also be possible to monitor the output 
65 of the amplifier 4 in FIG. 2 and the amplifier 14 in FIG. 
3 to determine when stability has been reached This 
option would be used for visual monitoring through a 




To enter a “prompt” by the programmed micro- 
processor, a PROMPT CLOCK is generated by the 
microprocessor before any RUN signal is generated. At 
the same time, a PROMPT SIGNAL is generated as a 
train of pulses applied through the amplifier 13 and 
amplifier 14 to the sample-and-hold devices S M l .  The 
clock generator 15 is then designed to generate an initial 
$2 timing signal which transfers the distributed 
“prompt” signals into the second array of sample-and- 
hold devices S M 2 .  
In addition to the ease of expandability as compared 
to a fully parallel neural network hardware and im- 
proved speed with respect to most of the current soft- 
ware simulations, the hybrid neurocomputer provides 
extreme versatility in its configurability. Furthermore, 
like the software simulations, the operation of the hy- 
brid neurocomputer can be “frozen” at any stage or at 
each iteration cycle to study the dynamic behavior of 
the neurons as the circuit updates. 
The hybrid architecture is proving to be a very versa- 
tile and powerful neural network simulator in several 
different configurations for research. The performance 
of the 32-neurons prototype hybrid system has been 
tested for a variety of applications including associative 
memory with global and local inhibitions, destabiliza- 
tion of spurious states using asymmetric connections, 
and combinatorial optimization problems such as Map 
Coloring. 
Although particular embodiments of the invention 
have been described and illustrated herein, it is recog- 
nized that modifications and variations may readily 
occur to those skilled in the art. Consequently, it is 
intended that the claims be interpreted to cover such 
modifications and variations. 
What is claimed is: 
1. A hybrid analog-digital neural network comprising 
a first random access memory for storing an N x N 
matrix of synaptic information in the form of bi- 
nary 1 and 0 digits, 
an array of N analog amplifiers for performing the 
neuron function of said network, said array of am- 
plifiers being numbered 1 through N correspond- 
ing to columns of said matrix, 
a first array of N electronic switches, each having an 
input terminal, an output terminal and a control 
terminal, one switch for each column having its 
control terminal connected to receive a binary 
signal of said synaptic information matrix stored in 
said first memory to enable current to flow through 
the switch from an input terminal to an output 
terminal thereof, 
a first summing amplifier having input and output 
terminals and a first array of N resistors, one resis- 
tor for each of said switches, connecting said 
switches to the input terminal of said summing 
amplifier, 
a first array of N sample-and-hold devices for sam- 
pling and holding an output signal at the output 
terminal of said summing amplifier in response to a 
control signal, said array of N sample-and-hold 
devices having its output terminals connected to 
said array of analog amplifiers, each device being 
connected to a corresponding one of said amplifiers 
numbered 1 through N in sequence, 
means for generating first and second timing signals 
where said first consists of N timing signals for 















means for producing and sequentially applying said 
control signal to said first array of N sample-and- 
hold devices in response to said first timing signal, 
said first array of N sample-and-hold devices hav- 
ing its output terminals connected to said array of 
analog amplifiers, each device being connected to a 
corresponding one of said amplifiers numbered 1 
through N in sequence, 
a second array of N sample-and-hold devices having 
its input terminals connected to said array of ana- 
log amplifiers for sampling analog signals in re- 
sponse to said second timing signals, each device 
being connected to a corresponding one of said 
amplifiers numbered 1 through N in sequence, and 
having its output terminals connected to said array 
of N electronic switches, each device being con- 
nected to a corresponding one of said switches 
numbered 1 through N in sequence, and 
means for addressing said memory one row at a time 
to read out in parallel one row of binary digits from 
said matrix at a time in response to N timing signals 
to enable said switches in response to said binary 
digits. 
2. A neural network as defined in claim 1 wherein 
each of said analog amplifiers performing the neuron 
function of said network includes a second input termi- 
nal for receiving a prompt signal and a third input termi- 
nal for receiving an inhibit signal which sets a threshold 
level for the amplifier, every amplifier receiving said 
inhibit signal, and each amplifier receiving a distinct 
prompt signal. 
3. A neural network as defined in claim 2 including an 
additional resistor connected to one of said first and 
second summing amplifiers, and means connected to 
said additional resistor for producing a prompt signal 
consisting of N binary 1 and 0 digits in series while said 
first array of sample-and-hold devices sample the output 
of said difference amplifier in sequence, thereby storing 
signals in response to said N prompt digits in said first 
array of N sample-and-hold devices. 
4. A neural network as defined in claim 1 including a 
second random memory for storing an N X N matrix of 
binary 1 and 0 digits, where binary 1 digits represent a 
negative unit value and may not occupy a position in 
said second memory corresponding to a position occu- 
pied by a binary digit 1 in said first memory, said second 
memory being addressed in parallel with said first mem- 
ory, 
a second array of N electronic switches, each having 
an input terminal, an output terminal and a control 
terminal, one switch for each column having its 
control terminal connected to receive a binary 
signal of said synaptic information matrix stored in 
said second memory to enable current to flow 
through the switch from an input terminal to an 
output terminal thereof, 
a second summing amplifier and a second array of 
resistors, one resistor for each of said switches, 
connecting each of said second array of switches to 
the input terminal of said summing amplifier, and 
a difference amplifier having first and second input 
terminals connected to output terminals of said first 
and second summing amplifiers, and an output 
terminal connected to said second array of sample- 
and-hold devices. 
5. A neural network as defined in claim 1 including a 
microprocessor, wherein said first memory is addressed 





and said second array of sample-and-hold devices are 
enabled to sample in parallel by said second timing 
signal, and said means for generating said first and sec- 
ond timing signals is controlled to run by said micro- 
6. A neural network as defined in claim 5 including 
means controlled by said microprocessor for monitor- 
ing said network to determine after each cycle of said 
second timing signal when stability has been reached in 
7. A neural network as defined in claim 6 wherein 
said monitoring means includes means for sampling in 
sequence and converting the output signals of said ana- 
log amplifiers after each matrix cycle for comparison 
with output signals from previous matrix cycles to de- 15 
termine when stability has been reached. 
8. A neural network as defined in claim 7 including a 
microprocessor, wherein said first memory is addressed 
one row at a time in response to said first timing signals 
processor in response to a control signal. 5 




and said second array of sample-and-hold devices are 
enabled to sample in parallel by said second timing 
signal, and said means for generating said first and sec- 
ond timing signals is controlled to run by said micro- 
processor in response to a control signal. 
9. A neural network as defined in claim 8 including 
means controlled by said microprocessor for monitor- 
ing said network to determine after each cycle of said 
second timing signal when stability has been reached in 
the operation of the network. 
10. A neural network as defined in claim 9 wherein 
said monitoring means includes means for sampling in 
sequence and converting the output signals of said ana- 
log amplifiers after each second timing signal cycle for 
comparison with output signals from previous second 
timing signal cycles to determine when stability has 
been reached. 
* * * * *  
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